Comparative Study of Elliptic Curve Cryptography Hardware Implementations in Wireless Sensor Networks

Hilal Houssain, Mohamad Badra
LIMOS Laboratory
CNRS France
{hilal.houssain, badra}@isima.fr

Turki F. Al-Somani, Senior Member, IEEE
Computer Engineering Department
Umm Al-Qura University
Makkah, Saudi Arabia
tfsomani@uqu.edu.sa

Abstract

A comparative study of hardware implementations of Elliptic Curve Cryptography (ECC) in Wireless Sensor Networks (WSN) is presented in this paper. The study covers important parameters like the underlying finite field, representation basis, occupied chip area, consumed power, and time performances of these implementations. Additionally, most of the reviewed implementations were implemented on Application Specific Integrated Circuits (ASIC) and only one was implemented on Field Programmable Gate Array (FPGA). Likewise, most of these implementations were implemented over the binary fields GF(2^m) and using polynomial basis representation.

1. Introduction

Wireless sensor networks (WSNs) are ad hoc networks comprised of a large number of low-cost, low-power, and multi-functional sensor nodes and one or more base stations. A base station is a much more powerful laptop-class node that connects the sensor nodes to the rest of the world [1, 2] using radio interfaces. There exist a wide range of applications for WSN, such as health monitoring, industrial control, environment observation, as well as office and even military operations. In most of these scenarios, critical information is frequently exchanged among sensor nodes through insecure wireless channels. It is therefore crucial to add security measures to WSNs for protecting its data against threats in a way so integrity, authenticity or confidentiality can be guaranteed.

Efficient computation of Public Key Cryptography (PKC) in sensor nodes (e.g., [3, 10, 5, 4]) has been intensively investigated by researchers. Major problem with the sensor nodes as soon as it comes to cryptographic operations is their extreme constrained resources in terms of power, space, and time, which limit the sensor capability to handle the additional computations required by cryptographic operations. Nevertheless, PKC is indeed shown to be feasible in WSNs (e.g., [10, 5]) by using Elliptic Curve Cryptography (ECC). This is because, in comparison to traditional cryptosystems like RSA, ECC offers equivalent security with smaller key sizes, faster computation, lower power consumption, as well as memory and bandwidth savings.

Several software implementations of ECC in WSN have been reported [5 - 12]. The advantages of software implementations include ease of use, ease of upgrade, portability, low development cost and flexibility. Their main disadvantages, on the other hand, are their lower performance and limited ability to protect private keys from disclosure compared to hardware implementations. These disadvantages have motivated many researchers to investigate efficient architectures for hardware implementations of ECC in WSN. Many hardware implementations of ECC in WSN have been reported [13 - 19]. Most of these implementations were for ECC defined over GF(2^m) [15 - 19], and only implementations in [13 - 15] were defined over GF(p).

In this paper, we present a comparative study of hardware implementations of Elliptic Curve Cryptography (ECC) in Wireless Sensor Networks (WSN). The presented study covers important parameters like the underlying finite field, representation basis, occupied chip area, consumed power, and time performances of these implementations. The rest of the paper is organized as follows. In section 2, we present a brief introduction to WSNs. Section 3 presents ECC and its use in various fields. Hardware implementations of ECC in WSN are then reviewed in section 4. Discussion of the different aspects for the surveyed hardware implementation of ECC in WSN is illustrated in section 5. Section 6 concludes the presented study.
2. Wireless Sensor Networks

WSNs [1, 2] comprise mainly of a large number of small sensor nodes with limited resources and are based around a battery powered microcontroller. Wireless sensors are equipped with a radio transceiver and a set of transducers through which they acquire data about the surrounding environment. WSN form an ad-hoc multi-hop network, where nodes communicate with each other and with one or more sink nodes that interact with the outside world. Sensors in the WSN can receive commands via the sink to execute tasks such as data collection, processing and transfer. The number of nodes participating in a sensor network is mainly defined by several requirements such as the network connectivity and coverage, and the size of the area of interest.

There exist a large number of different application’s scenarios for WSN: examples are health monitoring, industrial control, environment observation, as well as office and even military applications. For example, in the health monitoring applications, WSN can be used to remotely monitor pressure of patients, and send a trigger alert to the concerned doctor according to a predefined threshold. In addition, sensor nodes may be deployed in several forms: at random, or installed at deliberately chosen spots.

3. Elliptic Curve Cryptography

ECC, which was originally proposed by Niel Koblitz and Victor Miller in 1985 [23, 24] is seen as a serious alternative to RSA [25] with much shorter key size. ECC with key size of 128-256 bits is shown to offer equal security to that of RSA with key size of 1 - 2K bits. To date, no significant breakthroughs have been made in determining weaknesses in the ECC algorithm, which is based on the discrete logarithm problem over points on an elliptic curve. The fact that the problem appears so difficult to crack means that key sizes can be reduced in size considerably, even exponentially [27]. This made ECC become a serious challenge to RSA. The advantage of ECC is being recognized recently where it is being incorporated in many standards. ECCs have gained popularity for cryptographic applications because of the short key compared with earlier public key cryptosystems such as RSA [25] and ElGamal [26]. They are considered particularly suitable for implementations on smart cards or mobile devices.

Extensive research has been done on the underlying math, security strength and efficient implementations of elliptic curve cryptosystems. Among the different fields that can underlie elliptic curves, prime fields $GF(p)$ and binary fields $GF(2^m)$ have shown to be best suited for cryptographic applications. An elliptic curve $E$ over the finite field $GF(p)$ defined by the parameters $a, b \in GF(p)$ with $p > 3$, consists of the set of points $P = (x, y)$, where $x, y \in GF(p)$, that satisfy the equation:

$$y^2 = x^3 + ax + b$$

(1)

where $a, b \in GF(p)$ and $4a^3 + 27b^2 \neq 0 \mod p$, together with the additive identity of the group point $O$ known as the “point at infinity” [1]. The number of points #E on an elliptic curve over a finite field $GF(q)$ is defined by Hasse’s theorem [16]. The set of discrete points on an elliptic curve form an abelian group, whose group operation is known as point addition. Elliptic curve point addition is defined according to the “chord-tangent process”. Point addition over $GF(p)$ is described as follows:

Let $P$ and $Q$ be two distinct points on $E$ defined over $GF(p)$ with $Q \neq P$ ($Q$ is not the additive inverse of $P$). The addition of the two points $P$ and $Q$ is the point $R$ ($R = P + Q$), where $R$ is the additive inverse of $S$, and $S$ is a third point on $E$ intercepted by the straight line through points $P$ and $Q$. The additive inverse of a point $P = (x, y) \in E$, over $GF(p)$, is the point $\text{–}P = (x, y)$ which is the reflection of the point $P$ with respect to the $x$-axis on $E$. When $P = Q$ and $P \neq -P$ the addition of $P$ and $Q$ is the point $R$ ($R = 2P$), where $R$ is the additive inverse of $S$ and $S$ is the third point on $E$ intercepted by the straight line tangent to the curve at point $P$. This operation is referred to as point doubling.

Equation (2) defines the non-supersingular elliptic curve equation for $GF(2^m)$ fields. Only non-supersingular curves over $GF(2^m)$ are considered since supersingular curves are not secure. Supersingular elliptic curves define a special class of curves with some special properties that make them unstable for cryptography [28].

$$y^2 + xy = x^3 + ax^2 + b$$

(2)

where $a, b \in GF(2^m)$ and $b \neq 0$ together with the point at infinity denoted by $O$. It is well known that $E$ forms a commutative finite group, with $O$ as the group identity, under the addition operation known as the tangent and chord method. Explicit rational formulas for the addition rule involve several arithmetic operations (adding, squaring, multiplication and inversion) in the underlying finite field. In affine coordinate system, the elliptic group operation is given by the following.

Let $P = (x_1, y_1) \in E$; then $\text{–}P = (x_1, x_1 + y_1)$. For all $P \in E$, $O + P = P + O = P$. If $Q = (x_2, y_2) \in E$ and $Q \neq -P$, then $P + Q = (x_3, y_3)$, where

$$x_3 = \left(\frac{y_1 + y_2}{x_1 + x_2}\right)^2 + \frac{y_1 + y_2}{x_1 + x_2} + x_1 + x_2 + a$$
y_3 = (y_1 + y_2) \cdot (x_1 + x_2) + x_3 + y_1 \quad \text{if } P \neq Q \text{ and, }
\begin{align*}
x_3 &= x^2_1 + \frac{b}{x^2_1} \\
y_3 &= x^2_1 + (x_1 + y_1)x_3 + x_1
\end{align*}
\text{if } P = Q.

Computing \( P + Q \) is called elliptic curve point addition if \( P \neq Q \) and is called elliptic curve point doubling if \( P = Q \).

A major operation required by ECC is the point scalar multiplication \([27]\). The scalar multiplication of \( k \) on \( P \) represents the addition of \( k \) copies of point \( P \) as given by Equation 3.

\[ kP = P + P + \ldots + P (k \text{ times}) \quad (3) \]

The finite \( GF(2^n) \) field, with characteristic 2, has particular importance in cryptography since it leads to efficient hardware. Elements of the \( GF(2^n) \) field are represented in terms of a basis. Most implementations use either a Polynomial Basis or a Normal Basis. Normal basis is more suitable for hardware implementations than polynomial basis since operations are mainly comprised of rotation, shifting and exclusive-ORing which can be efficiently implemented in hardware \([27, 34]\).

In Elliptic Curve Diffie-Hellman Protocol, the base point \( P \) and the elliptic curve equation are public. User’s \( A \) private and public keys are \( k_A \) and \( P_A \) respectively. User’s \( A \) public key is equal to \( k_A \cdot P \). User’s \( B \), on the other hand, private and public keys are \( k_B \) and \( P_B \) respectively. Similarly, User’s \( A \) public key is equal to \( k_B \cdot P \). The message to be encrypted is embedded into the \( x \)-coordinate of a point on the elliptic curve \((P_m = (x_m, y_m)) \) \([35]\). The shared secret key \( S \) between two parties \( A \) and \( B \) is easily calculated by

\[ S = k_A(k_BP) = k_B(k_AP) \quad (4) \]

Whenever one of the users need to send a message to the other party, he/she needs to add the shared secret key to the message to produce the ciphertext point \( P_c \) which is

\[ P_c = P_m + S \quad (5) \]

To decrypt the ciphertext point, the secret key is subtracted from the ciphertext point to give the plaintext point \( P_m \) as follows

\[ P_m = P_c + S \quad (6) \]

In elliptic curve ElGamal protocol, on the other hand, for some user to encrypt and send the message point \( P_m \) to user \( A \), he/she chooses a random integer “\( \ell \)” and generates the ciphertext \( C_m \) which consists of the following pair of points:

\[ C_m = (IP, P_m + IP_\lambda) \quad (7) \]

The ciphertext pair of points uses \( A \)’s public key, where only user \( A \) can decrypt the plaintext using his/her private key. To decrypt the ciphertext \( C_m \), the first point in the pair of \( C_m = IP \) is multiplied by \( A \)’s private key to get the point \( k_A(IP) \). This point is subtracted from the second point of \( C_m \) to produce the plaintext point \( P_m \).

The complete decryption operations can be summarized in the following equation

\[ P_m = (P_m + IP_\lambda) - k_A(IP) = P_m + \ell(k_AP) - k_A(IP) \quad (8) \]

4. Hardware Implementations of ECC in WSN

Several hardware implementations of ECC in WSN were reported \([13 - 19]\). The first hardware implementation of ECC was reported in 2005 by Gaubatz et. al. \([13, 14]\) over \( GF(p) \). A custom-designed low power co-processor was presented in \([15, 16]\). The architecture of the presented co-processor occupies a chip area equivalent to 18,720 gates, using TSMC 0.13\( \mu \)m CMOS standard cell technology, and consumes less than 400\( \mu \)W of power at a clock frequency of 500\( kHz \). Field operations are implemented in a bit-serial fashion to reduce the area. Figure 1 shows the block diagram of the arithmetic unit used in \([13, 14]\).

Wolkerstorfer \([15]\) in 2005 implemented an ECC processor over dual-field performing both prime and binary field operations using polynomial basis. The presented processor has an area complexity of around 23,000 gates implemented in 0.35\( \mu \)m CMOS technology, operates at 68.5\( MHz \), consumes 500\( \mu \)W of power and features a latency of 6.67 ms for one point multiplication. Figure 2 presents the architecture of the proposed processor in \([15]\).

Batina et al. \([16]\) in 2006 reported a low-power ECC processor over the binary field \( GF(2^{131}) \) using polynomial basis. The consumed power in the presented processor in \([16]\) was less than 30\( \mu \)W when the operating frequency is 500\( kHz \). The chip area of the presented work in \([16]\) requires 6,718 gates using 0.13\( \mu \)m CMOS technology.

Bertoni et al. \([17]\) in 2006 proposed an efficient ECC coprocessor over \( GF(2^{16}) \) using polynomial basis. It computes the scalar multiplication in 17\( ms \) @ 8\( MHz \). The reported chip area was 11,957 gates using the 0.18\( \mu \)m CMOS technology library by ST Microelectronics. The consumed power, on the other hand, was 305\( \mu \)W. Figure 3 depicts the structure of the proposed coprocessor in \([17]\).

Kumar and Paar \([18]\) in 2006 reported an ECC processor over \( GF(2^{16}) \) using polynomial basis. The bit size range of implemented processor was between 113-193 bits. The presented architecture in \([20]\)
consists of three units: $GF(2^m)$ addition (ADD), $GF(2^m)$ multiplication (MUL), and $GF(2^m)$ squaring (SQR) (see Figure 4). The area of the presented designs in [18] is between 10k and 18k gates on a 0.35µm CMOS technology.

Figure 1: Block diagram of the arithmetic unit presented in [13, 14]

Figure 2: Architecture for ECC processor in [15]

Recently, Portilla et al. [19] in 2010 reported an implementation of ECC over $GF(2^m)$ using polynomial basis on an FPGA, which incorporates a mixed solution based on an 8052 compliant microcontroller and a Xilinx XC3S200 Spartan 3 FPGA. An additional XC2V2000 Virtex 2 FPGA is attached to the custom platform due to size limitations. The implemented field multiplier is generic and supports curve sizes from 163 up to 571 bits. The reported chip area is 98275 and 180317 for the bit sizes 283 and 571 bits respectively, using the Xilinx XC2V2000 Virtex 2 FPGA. The reported power consumption, on the other hand, is 253 and 484 mA @ 25 MHz for the bit sizes 283 and 571 bits respectively.

5. Discussion

The main focus of this paper is in conducting a comparative study of the hardware implementations of ECC in WSN, and emphasizing on key parameters like the underlying finite field, representation basis, occupied chip area, consumed power, and time performances of these implementations (See table 1). As shown in table 1, the majority of the reported implementations used the $GF(2^m)$ binary fields [15 - 19], and only two of these implementations used prime fields $GF(p)$ [13 - 15]. This is due to the reason that $GF(2^m)$ has shown to be best suited for cryptographic applications [27, 34]. Although it is known that normal basis representation provides more efficient hardware, Table 1 shows that only polynomial basis was used for all hardware implementations that used binary fields $GF(2^m)$ [15 - 19]. This opens an opportunity to explore and inspect the performance of normal basis based ECC implementations in WSN.

Concerning the other parameters, the implementations in [15] and [18] performed ECC operation (point multiplication) in short time (6.67 ms for [15] @ 68.5 MHz, and 18 ms for [18] @ 13.56 MHz), but at the cost of high operating frequency and power consumption of 500 µW and an area between 10k and 23k gates. On the other hand, implementation in [14] performed ECC operation in 410 ms @ 500 kHz, consuming just less than 400 µW and occupying...
a chip area equivalent to 18,720 gates in 0.13 μm CMOS technology. The implementation in [16], however, is an enhancement of [14]. The presented design in [16] performed ECC operation in 115 ms @ 500 kHz, consuming less than 30 μW using 8,104 gates in 0.13 μm CMOS technology. The implementation in [17], on the other hand, performed ECC in 17 ms @ 8 MHz, consuming 305 μW and occupying a chip area of 11,957 using the 0.18 μm CMOS technology.

An important result of our study is found in the implementation of [19]. FPGAs were used in [19] showing that FPGAs can be used in WSN. It has been believed for a long time that FPGAs are not suitable for WSN applications because of their power consumption. However, the reported work in [19] opens the opportunity of exploring the performance of FPGAs in terms of area, time and power consumption.

6. Conclusion

In this paper, a comparative study of hardware implementations of Elliptic Curve Cryptography (ECC) in Wireless Sensor Networks (WSN) is presented. The study covers important parameters like the underlying finite field, representation basis, occupied chip area, consumed power, and time performances of these implementations. Additionally, most of the reviewed implementations were implemented on Application Specific Integrated Circuits (ASIC) and only one was implemented on Field Programmable Gate Array (FPGA). However, it has been believed for a long time that FPGAs are not suitable for WSN applications because of their power consumption.

Likewise, the study shows that most of these implementations were implemented over the binary fields GF(2^n). Despite that normal basis representation in GF(2^n) are more efficient in hardware implementations, all of the reviewed implementations were implemented using polynomial basis representation. This opens an opportunity to explore the performance of ECC in WSN over GF(2^n) using normal basis representation.

7. Acknowledgment

The authors would like to acknowledge the support of LIMOS, CNRS, University Blaise Pascal, Clermont-Ferrand II, France and the support of Umm Al-Qura University, Makkah, Saudi Arabia.

8. References


Table 1: A Summary of hardware implementations of ECC in WSN.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Underlying finite field</th>
<th>GF(2^n) Representation basis</th>
<th>Chip area (Gates)</th>
<th>Consumed power</th>
<th>Time performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>[13][14]</td>
<td>GF(p) Bit size: 100 bits</td>
<td>Polynomial basis</td>
<td>18,720 using TSMC 0.13μm CMOS technology</td>
<td>Under 400 μW @ 500 kHz</td>
<td>410.45 ms for one point multiplication @ 500 kHz</td>
</tr>
<tr>
<td>[15]</td>
<td>GF(p) and GF(2^n) Bit size: 192 bits</td>
<td>Polynomial basis</td>
<td>23,000 using 0.35 μm CMOS technology</td>
<td>500 μW @ 68.5 MHz</td>
<td>6.67 ms for one point multiplication @ 68.5 MHz</td>
</tr>
<tr>
<td>[16]</td>
<td>GF(2^n) Bit size: 131 bits</td>
<td>Polynomial basis</td>
<td>6,718 using 0.13 μm CMOS technology</td>
<td>less than 30 μW when the operating frequency is 500 kHz</td>
<td>115 ms for one point multiplication @ 500 kHz</td>
</tr>
<tr>
<td>[17]</td>
<td>GF(2^n) Bit size: 163 bits</td>
<td>Polynomial basis</td>
<td>11,957 using the 0.18 μm CMOS technology library by ST Microelectronics</td>
<td>305 μW @ 8 MHz</td>
<td>17 ms for scalar multiplication @ 8 MHz</td>
</tr>
<tr>
<td>[18]</td>
<td>GF(2^n) Bit size [113-193 bits]</td>
<td>Polynomial basis</td>
<td>between 10k and 18k using 0.35μm CMOS technology</td>
<td>112.5, 168, 27.9, 38.8 ms) for scalar multiplication @ 13.56 MHz for bit size of [113, 131, 163, 193 bits] respectively.</td>
<td></td>
</tr>
<tr>
<td>[19]</td>
<td>GF(2^n) Bit sizes [283, 571 bits]</td>
<td>Polynomial basis</td>
<td>[98275, 180317] for the bit sizes [283, 571 bits] using Xilinx XC2V2000 Virtex 2 FPGA</td>
<td>[253, 484 mA]@ 25 MHz for the bit sizes [283, 571 bits]</td>
<td>It computes the scalar multiplication in [750, 3600 μs] @ 25 MHz for the bit sizes [283, 571 bits]</td>
</tr>
</tbody>
</table>


